|
Can automatically generate functional tests that mimic the target environment for the chips, thereby creating a virtual prototype complete with all the software including device drivers and application code. During simulation, VERA-SV can monitor coverage points in the design and/or in the generator and use the coverage results to dynamically generate new tests to cover untested areas. This feedback loop, coupled with directed, random, and constrained random test generation, facilitates quick convergence on high quality tests.