|
C2Verilog+Test extends the capabilities of C2Verilog by allowing hardware design language (HDL) engineers and system architects to automatically generate test benches for Verilog simulation and design verification. Test benches compiled from C language descriptions can be used to verify Verilog designs created manually or compiled by C2Verilog.